株式会社極東書店トップ商品一覧Cross-Layer Approximation and In-Network Acceleration: Enabling the Next Generation of Sustainable and High-Performance Reconfigurable Systems.

商品詳細

Cross-Layer Approximation and In-Network Acceleration: Enabling the Next Generation of Sustainable and High-Performance Reconfigurable Systems.

Cross-Layer Approximation and In-Network Acceleration: Enabling the Next Generation of Sustainable and High-Performance Reconfigurable Systems.

・ISBN 978-3-032-21711-0 hard EUR 119.99

¥32,072.- (税込) (※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。

お気に入り
著者・編者Ebrahimi, Zahra / Kumar, Akash,
出版社 (Springer Nature Switzerland AG, SZ)
出版年月2026
ページ数218 pp.
言語ENG
ニュース番号<A05-58401>

解説

This book presents a novel Cross-Layer Approximation and Distribution architecture and methodology that advances the design of high-performance, high-throughput, energy-efficient, and sustainable reconfigurable computing systems. By leveraging the error tolerance inherent in modern AI and signal processing workloads, it enables performance and energy gains across hardware and software layers. The authors introduce innovative approximate multipliers, dividers, and coarse-grained processing elements for FPGA and CGRA platforms, coupled with an error-resiliency analysis and a heuristic-driven optimization framework that dynamically balance performance and accuracy. Extending beyond conventional architectures, the methodology described also integrates novel In-Network Computing (INC) techniques to bring computation closer to data sources within 5G/6G infrastructures. The result is a cohesive, scalable approach that redefines how energy-efficient and adaptive computing can be achieved across the edge-to-cloud continuum.

  • Describes a unified perspective on how approximation techniques can be applied across multiple abstraction levels;
  • Discusses how FPGAs, CGRAs and In-Network Computing can enable scalable, distributed, and low-latency computation;
  • Introduces architectural designs such as approximate multipliers, dividers, and hybrid SIMD/MIMD processing elements.