株式会社極東書店トップ ＞ 商品一覧 ＞ Low Power Interconnect Design. Softcover reprint of the original 1st ed. 2015
商品詳細
Low Power Interconnect Design. Softcover reprint of the original 1st ed. 2015
・ISBN 978-1-4939-4294-7 paper EUR 99.99
￥26,726.- (税込) ※（※）価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
お気に入り
★★★
| 著者・編者 | Saini, Sandeep, |
|---|---|
| 出版社 | (Springer-Verlag New York Inc., US) |
| 出版年月 | 2016 |
| ページ数 | 152 pp. |
| 言語 | ENG |
| ニュース番号 | ＜A05-54885＞ |
解説
This book provides practical solutions for delay and power reduction for on-chip interconnects and buses. It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system. Coverage focuses on use of the Schmitt Trigger as an alternative approach to buffer insertion for delay and power reduction in VLSI interconnects. In the last section of the book, various bus coding techniques are discussed to minimize delay and power in address and data buses.