株式会社極東書店トップ ＞ 商品一覧 ＞ SystemVerilog for Verification: A Guide to Learning the Testbench Language Features. 3rd ed. 2012
商品詳細
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features. 3rd ed. 2012
・ISBN 978-1-4899-9500-1 paper EUR 64.99
￥17,371.- (税込) ※（※）価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
| 著者・編者 | Spear, Chris / Tumbush, Greg, |
|---|---|
| 出版社 | (Springer-Verlag New York Inc., US) |
| 出版年月 | 2014 |
| ページ数 | 464 pp. |
| 言語 | ENG |
| ニュース番号 | ＜A05-54487＞ |
解説
Based on the highly successful second edition, this extended edition of SystemVerilog for Verification: A Guide to Learning the Testbench Language Features teaches all verification features of the SystemVerilog language, providing hundreds of examples to clearly explain the concepts and basic fundamentals. It contains materials for both the full-time verification engineer and the student learning this valuable skill.
In the third edition, authors Chris Spear and Greg Tumbush start with how to verify a design, and then use that context to demonstrate the language features, including the advantages and disadvantages of different styles, allowing readers to choose between alternatives. This textbook contains end-of-chapter exercises designed to enhance students' understanding of the material. Other features of this revision include:
- New sections on static variables, print specifiers, and DPI from the 2009 IEEE language standard
- Descriptions of UVM features such as factories, the test registry, and the configuration database
- Expanded code samples and explanations
- Numerous samples that have been tested on the major SystemVerilog simulators
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, Third Edition is suitable for use in a one-semester SystemVerilog course on SystemVerilog at the undergraduate or graduate level. Many of the improvements to this new edition were compiled through feedback provided from hundreds of readers.