株式会社極東書店トップ ＞ 商品一覧 ＞ Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling.
商品詳細
Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling.
・ISBN 978-1-4614-9404-1 hard EUR 99.99
￥26,726.- (税込) ※（※）価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
お気に入り
★★★
| 著者・編者 | Mandal, Ayan / Khatri, Sunil P. / Mahapatra, Rabi, |
|---|---|
| 出版社 | (Springer-Verlag New York Inc., US) |
| 出版年月 | 2013 |
| ページ数 | 143 pp. |
| 言語 | ENG |
| ニュース番号 | ＜A05-53614＞ |
解説
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.