株式会社極東書店トップ ＞ 商品一覧 ＞ Computer-Aided Verification: A Special Issue of Formal Methods In System Design on Computer-Aided Verification. Softcover reprint of the original 1st ed. 1993
商品詳細
Computer-Aided Verification: A Special Issue of Formal Methods In System Design on Computer-Aided Verification. Softcover reprint of the original 1st ed. 1993
・ISBN 978-1-4613-6579-2 paper EUR 149.99
￥40,091.- (税込) ※（※）価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
お気に入り
★★★
| 著者・編者 | Kurshan, Robert (ed.), |
|---|---|
| 出版社 | (Springer-Verlag New York Inc., US) |
| 出版年月 | 2012 |
| ページ数 | 142 pp. |
| 言語 | ENG |
| ニュース番号 | ＜A05-53206＞ |
解説
Computer-Aided Verification is a collection of papers that begins with a general survey of hardware verification methods. Ms. Gupta starts with the issue of verification itself and develops a taxonomy of verification methodologies, focusing especially upon recent advances. Although her emphasis is hardware verification, most of what she reports applies to software verification as well.
Graphical presentation is coming to be a de facto requirement for a `friendly' user interface. The second paper presents a generic format for graphical presentations of coordinating systems represented by automata.
The last two papers as a pair, present a variety of generic techniques for reducing the computational cost of computer-aided verification based upon explicit computational memory: the first of the two gives a time-space trade-off, while the second gives a technique which trades space for a (sometimes predictable) probability of error.
Computer-Aided Verification is an edited volume of original research. This research work has also been published as a special issue of the journal Formal Methods in System Design, 1:2-3.
Graphical presentation is coming to be a de facto requirement for a `friendly' user interface. The second paper presents a generic format for graphical presentations of coordinating systems represented by automata.
The last two papers as a pair, present a variety of generic techniques for reducing the computational cost of computer-aided verification based upon explicit computational memory: the first of the two gives a time-space trade-off, while the second gives a technique which trades space for a (sometimes predictable) probability of error.
Computer-Aided Verification is an edited volume of original research. This research work has also been published as a special issue of the journal Formal Methods in System Design, 1:2-3.