株式会社極東書店トップ商品一覧Advanced Nanoscale ULSI Interconnects: Fundamentals and Applications. 2009 ed.

商品詳細

Advanced Nanoscale ULSI Interconnects: Fundamentals and Applications. 2009 ed.

Advanced Nanoscale ULSI Interconnects: Fundamentals and Applications. 2009 ed.

・ISBN 978-1-4614-9744-8 paper EUR 149.99

¥40,091.- (税込) (※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。

お気に入り
著者・編者Shacham-Diamand, Yosi / Osaka, Tetsuya / Datta, Madhav / Ohba, Takayuki (eds.),
出版社 (Springer-Verlag New York Inc., US)
出版年月2014
ページ数552 pp.
言語ENG
ニュース番号<A05-51463>

解説

In Advanced ULSI interconnects - fundamentals and applications we bring a comprehensive description of copper-based interconnect technology for ultra-lar- scale integration (ULSI) technology for integrated circuit (IC) application. In- grated circuit technology is the base for all modern electronics systems. You can ?nd electronics systems today everywhere: from toys and home appliances to a- planes and space shuttles. Electronics systems form the hardware that together with software are the bases of the modern information society. The rapid growth and vast exploitation of modern electronics system create a strong demand for new and improved electronic circuits as demonstrated by the amazing progress in the ?eld of ULSI technology. This progress is well described by the famous "Moore's law" which states, in its most general form, that all the metrics that describe integrated circuit performance (e. g. , speed, number of devices, chip area) improve expon- tially as a function of time. For example, the number of components per chip d- bles every 18 months and the critical dimension on a chip has shrunk by 50% every 2 years on average in the last 30 years. This rapid growth in integrated circuits te- nology results in highly complex integrated circuits with an increasing number of interconnects on chips and between the chip and its package. The complexity of the interconnect network on chips involves an increasing number of metal lines per interconnect level, more interconnect levels, and at the same time a reduction in the interconnect line critical dimensions.