株式会社極東書店トップ商品一覧Equivalence Checking of Digital Circuits: Fundamentals, Principles, Methods. Softcover reprint of the original 1st ed. 2004

商品詳細

Equivalence Checking of Digital Circuits: Fundamentals, Principles, Methods. Softcover reprint of the original 1st ed. 2004

Equivalence Checking of Digital Circuits: Fundamentals, Principles, Methods. Softcover reprint of the original 1st ed. 2004

・ISBN 978-1-4419-5423-7 paper EUR 149.99

¥40,091.- (税込) (※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。

お気に入り
著者・編者Molitor, Paul / Mohnke, Janett,
出版社 (Springer-Verlag New York Inc., US)
出版年月2010
ページ数263 pp.
言語ENG
ニュース番号<A05-45325>

解説

Hardware veri?cation is the process of checking whether a design conforms to its speci?cations of functionality and timing. In today's design processes it becomes more and more important. Very large scale integrated (VLSI) circuits and the resulting digital systems have conquered a place in almost all areas of our life, even in security sensitive applications. Complex digital systems control airplanes, have been used in banks and on intensive-care units. Hence, the demand for error-free designs is more important than ever. In addition, economic reasons underline this demand as well. The design and production process of present day VLSI-circuits is highly time- and cost-intensive. Mo- over, it is nearly impossible to repair integrated circuits. Thus, it is desirable to detect design errors early in the design process and not just after producing the prototype chip. All these facts are re?ected by developing and prod- tion statistics of present day companies. For example, In?neon Technologies [118] assumed that about 60% to 80% of the overall design time was spent for veri?cation in 2000. Other sources cite the 3-to-1 head count ratio between veri?cation engineers and logic designers. This shows that verifying logical correctness of the design of hardware systems is a major gate to the problem of time-to-market (cf. [113]). With the chip complexity constantly increasing, the dif?culty as well as the - portance of functional veri?cation of new product designs has been increased. It is not only more important to get error-free designs.