株式会社極東書店トップ ＞ 商品一覧 ＞ VLSI Synthesis of DSP Kernels: Algorithmic and Architectural Transformations. 1st ed. Softcover of orig. ed. 2001
商品詳細
VLSI Synthesis of DSP Kernels: Algorithmic and Architectural Transformations. 1st ed. Softcover of orig. ed. 2001
・ISBN 978-1-4419-4904-2 paper EUR 149.99
￥40,091.- (税込) ※（※）価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
お気に入り
★★★
| 著者・編者 | Mehendale, Mahesh / Sherlekar, Sunil D., |
|---|---|
| 出版社 | (Springer-Verlag New York Inc., US) |
| 出版年月 | 2010 |
| ページ数 | 210 pp. |
| 言語 | ENG |
| ニュース番号 | ＜A05-45056＞ |
解説
A critical step in the design of a DSP system is to identify for each of its components (DSP kernels) an implementation architecture that provides the desired degree of flexibility/programmability and optimises the area-delay-power parameters. The book covers the entire solution space comprising both hardware multiplier-based and multiplex-less architectures that offer varying degrees of programmability. For each of the implementation styles, several algorithmic and architectural transformations are proposed so as to optimally implement weighted-sum based DSP kernels over the area-display-power space.
VLSI Synthesis of DSP Kernels presents the following: Six different target implementation styles - For each of the implementation styles, description and analysis of several algorithmic and architectural transformations aimed at one or more of reduced area, higher performance and low power; Automated and semi-automated techniques for applying each of these transformations; and Classification of the transformations based on the properties that they exploit and their encapsulation in a design framework. A methodology that uses the framework to systematically explore the application of these transformations depending on the characteristics of the algorithm and the target implementation style. VLSI Synthesis of DSP Kernels is essential reading for designers of both hardware- and software-based DSP systems, developers of IP modules for DSP applications, EDA tools developers, researchers and managers interested in getting a comprehensive overview of current trends and future challenges in optimal implementations of DSP kernels. It will also be suitable for graduate students specialising in the area of VLSI Digital Signal Processing.
VLSI Synthesis of DSP Kernels presents the following:
- Programmable DSP-based implementation;
- Programmable processors with no dedicated hardware multiplier;
- Implementation using hardware multiplier(s) and adder(s);
- Distributed Arithmetic (DA)-based implementation;
- Residue Number System (RNS)-based implementation; and
- Multiplier-less implementation (using adders and shifters) for fixed coefficient DSP kernels.