株式会社極東書店トップ商品一覧High Speed Serdes Devices and Applications. 2009 ed.

商品詳細

High Speed Serdes Devices and Applications. 2009 ed.

High Speed Serdes Devices and Applications. 2009 ed.

・ISBN 978-0-387-79833-2 hard EUR 199.99

¥53,456.- (税込) (※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。

お気に入り
著者・編者Stauffer, David Robert / Mechler, Jeanne Trinko / Sorna, Michael A. / Dramstad, Kent / Ogilvie, Clarence Rosser / Mohammad, Amanullah / Rockrohr, James Donald,
出版社 (Springer-Verlag New York Inc., US)
出版年月2008
ページ数490 pp.
言語ENG
ニュース番号<A05-43963>

解説

The simplest method of transferring data through the inputs or outputs of a silicon chip is to directly connect each bit of the datapath from one chip to the next chip. Once upon a time this was an acceptable approach. However, one aspect (and perhaps the only aspect) of chip design which has not changed during the career of the authors is Moore's Law, which has dictated substantial increases in the number of circuits that can be manufactured on a chip. The pin densities of chip packaging technologies have not increased at the same pace as has silicon density, and this has led to a prevalence of High Speed Serdes (HSS) devices as an inherent part of almost any chip design. HSS devices are the dominant form of input/output for many (if not most) high-integration chips, moving serial data between chips at speeds up to 10 Gbps and beyond. Chip designers with a background in digital logic design tend to view HSS devices as simply complex digital input/output cells. This view ignores the complexity associated with serially moving billions of bits of data per second. At these data rates, the assumptions associated with digital signals break down and analog factors demand consideration. The chip designer who oversimplifies the problem does so at his or her own peril.