株式会社極東書店トップ ＞ 商品一覧 ＞ Robust SRAM Designs and Analysis. 2013 ed.
商品詳細
Robust SRAM Designs and Analysis. 2013 ed.
・ISBN 978-1-4939-0244-6 paper EUR 99.99
￥26,726.- (税込) ※（※）価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
| 著者・編者 | Singh, Jawar / Mohanty, Saraju P. / Pradhan, Dhiraj K., |
|---|---|
| 出版社 | (Springer-Verlag New York Inc., US) |
| 出版年月 | 2014 |
| ページ数 | 168 pp. |
| 言語 | ENG |
| ニュース番号 | ＜A05-42877＞ |
解説
This book provides a guide to Static Random Access Memory (SRAM) bitcell design and analysis to meet the nano-regime challenges for CMOS devices and emerging devices, such as Tunnel FETs. Since process variability is an ongoing challenge in large memory arrays, this book highlights the most popular SRAM bitcell topologies (benchmark circuits) that mitigate variability, along with exhaustive analysis. Experimental simulation setups are also included, which cover nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis. Emphasis is placed throughout the book on the various trade-offs for achieving a best SRAM bitcell design.
- Provides a complete and concise introduction to SRAM bitcell design and analysis;
- Offers techniques to face nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis;
- Includes simulation set-ups for extracting different design metrics for CMOS technology and emerging devices;
- Emphasizes different trade-offs for achieving the best possible SRAM bitcell design.