株式会社極東書店トップ商品一覧Low Power Methodology Manual: For System-on-Chip Design. 1st ed. 2007. Corr. 2nd printing 2007

商品詳細

Low Power Methodology Manual: For System-on-Chip Design. 1st ed. 2007. Corr. 2nd printing 2007

Low Power Methodology Manual: For System-on-Chip Design. 1st ed. 2007. Corr. 2nd printing 2007

・ISBN 978-0-387-71818-7 hard EUR 199.99

¥53,456.- (税込) (※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。

お気に入り
著者・編者Flynn, David / Aitken, Rob / Gibbons, Alan / Shi, Kaijian,
シリーズ (Integrated Circuits and Systems)
出版社 (Springer-Verlag New York Inc., US)
出版年月2007
ページ数300 pp.
言語ENG
ニュース番号<A05-41806>

解説

"Tools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is needed. Following in the footsteps of the successful Reuse Methodology Manual (RMM), authors from ARM and Synopsys have written this Low Power Methodology Manual (LPMM) to describe [such] [a] low-power methodology with a practical, step-by-step approach."

Richard Goering, Software Editor, EE Times

"Excellent compendium of low-power techniques and guidelines with balanced content spanning theory and practical implementation. The LPMM is a very welcome addition to the field of low power SoC implementation that has for many years operated in a largely ad-hoc fashion."

Sujeeth Joseph, Chief Architect - Semiconductor and Systems Solutions Unit, Wipro Technologies

"The LPMM enables broader adoption of aggressive power management techniques based on extensive experience and silicon example with real data that every SOC designer can use to meet the difficulties faced in managing the power issues in deep submicron designs."

Anil Mankar, Sr VP Worldwide Core Engineering and Chief Development Officer, Conexant Systems Inc.

"Managing power, at 90nm and below, introduces significant challenges to design flow. The LPMM is a timely and immediately useful book that shows how combination of tools, IP and methodology can be used together to address power management."

Nick Salter, Head of Chip Integration, CSR plc.