株式会社極東書店トップ > 商品一覧 > Testing Static Random Access Memories: Defects, Fault Models and Test Patterns. 2004 ed.
商品詳細
Testing Static Random Access Memories: Defects, Fault Models and Test Patterns. 2004 ed.
・ISBN 978-1-4020-7752-4 hard EUR 99.99
¥26,726.- (税込) ※(※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
お気に入り
★★★
| 著者・編者 | Hamdioui, Said, |
|---|---|
| シリーズ | (Frontiers in Electronic Testing) |
| 出版社 | (Springer-Verlag New York Inc., US) |
| 出版年月 | 2004 |
| ページ数 | 221 pp. |
| 言語 | ENG |
| ニュース番号 | <A05-41150> |
解説
Testing Static Random Access Memories covers testing of one of the important semiconductor memories types; it addresses testing of static random access memories (SRAMs), both single-port and multi-port. It contributes to the technical acknowledge needed by those involved in memory testing, engineers and researchers. The book begins with outlining the most popular SRAMs architectures. Then, the description of realistic fault models, based on defect injection and SPICE simulation, are introduced. Thereafter, high quality and low cost test patterns, as well as test strategies for single-port, two-port and any p-port SRAMs are presented, together with some preliminary test results showing the importance of the new tests in reducing DPM level. The impact of the port restrictions (e.g., read-only ports) on the fault models, tests, and test strategies is also discussed.
Features:
-Fault primitive based analysis of memory faults,
-A complete framework of and classification memory faults,
-A systematic way to develop optimal and high quality memory test algorithms,
-A systematic way to develop test patterns for any multi-port SRAM,
-Challenges and trends in embedded memory testing.
Features:
-Fault primitive based analysis of memory faults,
-A complete framework of and classification memory faults,
-A systematic way to develop optimal and high quality memory test algorithms,
-A systematic way to develop test patterns for any multi-port SRAM,
-Challenges and trends in embedded memory testing.