株式会社極東書店トップ ＞ 商品一覧 ＞ A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness Proof. 2014 ed.
商品詳細
A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness Proof. 2014 ed.
・ISBN 978-3-319-13905-0 paper EUR 49.99
￥13,361.- (税込) ※（※）価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
| 著者・編者 | Kovalev, Mikhail / Mueller, Silvia M. / Paul, Wolfgang J., |
|---|---|
| シリーズ | (Lecture Notes in Computer Science) |
| 出版社 | (Springer International Publishing AG, SZ) |
| 出版年月 | 2014 |
| ページ数 | 352 pp. |
| 言語 | ENG |
| ニュース番号 | ＜A05-14298＞ |
解説
This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.
The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory. This opens the way to the formal verification of synthesizable hardware for multi-core processors in the future.
Constructions are in a gate level hardware model and thus deterministic. In contrast the reference models against which correctness is shown are nondeterministic. The development of the additional machinery for these proofs and the correctness proof of the shared memory at the gate level are the main technical contributions of this work.