株式会社極東書店トップ ＞ 商品一覧 ＞ IP Cores Design from Specifications to Production: Modeling, Verification, Optimization, and Protection. 1st ed. 2016
商品詳細
IP Cores Design from Specifications to Production: Modeling, Verification, Optimization, and Protection. 1st ed. 2016
・ISBN 978-3-319-22034-5 hard EUR 49.99
￥13,361.- (税込) ※（※）価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
| 著者・編者 | Mohamed, Khaled Salah, |
|---|---|
| シリーズ | (Analog Circuits and Signal Processing) |
| 出版社 | (Springer International Publishing AG, SZ) |
| 出版年月 | 2015 |
| ページ数 | 154 pp. |
| 言語 | ENG |
| ニュース番号 | ＜A05-4936＞ |
解説
This book describes the life cycle process of IP cores, from specification to production, including IP modeling, verification, optimization, and protection. Various trade-offs in the design process are discussed, including those associated with many of the most common memory cores, controller IPs and system-on-chip (SoC) buses. Readers will also benefit from the author's practical coverage of new verification methodologies. such as bug localization, UVM, and scan-chain. A SoC case study is presented to compare traditional verification with the new verification methodologies.
Discusses the entire life cycle process of IP cores, from specification to production, including IP modeling, verification, optimization, and protection;
Introduce a deep introduction for Verilog for both implementation and verification point of view.
Demonstrates how to use IP in applications such as memory controllers and SoC buses.
Describes a new verification methodology called bug localization;
Presents a novel scan-chain methodology for RTL debugging;
Enables readers to employ UVM methodology in straightforward, practical terms.