株式会社極東書店トップ > 商品一覧 > Digital CMOS Circuit Design. Softcover reprint of the original 1st ed. 1986
商品詳細
Digital CMOS Circuit Design. Softcover reprint of the original 1st ed. 1986
・ISBN 978-1-4612-9409-2 paper EUR 49.99
¥13,361.- (税込) ※(※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
お気に入り
★★★
| 著者・編者 | Annaratone, Silvia, |
|---|---|
| シリーズ | (The Springer International Series in Engineering and Computer Science) |
| 出版社 | (Springer-Verlag New York Inc., US) |
| 出版年月 | 2011 |
| ページ数 | 384 pp. |
| 言語 | ENG |
| ニュース番号 | <A04-89912> |
解説
In light of decreasing feature size and greater sophistication of modern processing technology, CMOS has become increasingly attractive, pro- viding low-power (at moderate frequencies), good scalability, and rail-to- rail operation. For many designers, particularly those approaching VLSI from a system viewpoint, previous experience has been mainly with ratioed NMOS design, and so there is a need to buildon this experienceand make a naturaltransition into CMOS design. Indeed, there ismuch that can bebor- rowed from NMOS experience, mainly centered around the techniques for creating N channel pulldown structures. Based on these contributions, CMOS has now grown to the point where there are several circuit styles which have evolved, and these are amply described in this book. Starting at the level ofthe individual MOSFET, basic building blocks are described, as well as the variety of CMOS fabrication processes in contemporary usage. Circuit style issues are then expandedto providethe user with several useful design methodologies, andmuchcareisgiventoelectricalperformancecon- siderations, including characteristics of interconnect, gate delay, and I/O buffering. This understanding is then applied to macro-sized components, including array multipliers, where the reader acquires a unified view of ar- chitectural performance through parallelism, and circuit performance through scrupulousattentionto device sizingandcontrolofparasiticcircuit elements. In addition, layout techniques to avoid latchup, a consideration not previously encountered by NMOS designers, are given careful treatment.