株式会社極東書店トップ > 商品一覧 > Defect and Fault Tolerance in VLSI Systems: Volume 2. Softcover reprint of the original 1st ed. 1990
商品詳細
Defect and Fault Tolerance in VLSI Systems: Volume 2. Softcover reprint of the original 1st ed. 1990
・ISBN 978-1-4757-9959-0 paper EUR 149.99
¥40,091.- (税込) ※(※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
お気に入り
★★★
| 著者・編者 | Stapper, C.H. / Jain, V.K. / Saucier, Gabriele (eds.), |
|---|---|
| 出版社 | (Springer-Verlag New York Inc., US) |
| 出版年月 | 2013 |
| ページ数 | 316 pp. |
| 言語 | ENG |
| ニュース番号 | <A04-87427> |
解説
Higher circuit densities, increasingly more complex application ohjectives, and advanced packaging technologies have suhstantially increased the need to incorporate defect-tolerance and fault-tolerance in the design of VLSI and WSI systems. The goals of defect-tolerance and fault-tolerance are yield enhancement and improved reliahility. The emphasis on this area has resulted in a new field of interdisciplinary scientific research. I n fact, advanced methods of defect/fault control and tolerance are resulting in enhanced manufacturahility and productivity of integrated circuit chips, VI.SI systems, and wafer scale integrated circuits. In 1987, Dr. W. Moore organized an "International Workshop on Designing for Yield" at Oxford University. Edited papers of that workshop were published in reference [II. The participants in that workshop agreed that meetings of this type should he con- tinued. preferahly on a yearly hasis. It was Dr. I. Koren who organized the "IEEE Inter national Workshop on Defect and Fault Tolerance in VLSI Systems" in Springfield Massachusetts the next year. Selected papers from that workshop were puhlished as the first volume of this series [21.