株式会社極東書店トップ商品一覧Hardware Annealing in Analog VLSI Neurocomputing. Softcover reprint of the original 1st ed. 1991

商品詳細

Hardware Annealing in Analog VLSI Neurocomputing. Softcover reprint of the original 1st ed. 1991

Hardware Annealing in Analog VLSI Neurocomputing. Softcover reprint of the original 1st ed. 1991

・ISBN 978-1-4613-6780-2 paper EUR 99.99

¥26,726.- (税込) (※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。

お気に入り
著者・編者Lee, Bank W. / Sheu, Bing J.,
シリーズ (The Springer International Series in Engineering and Computer Science)
出版社 (Springer-Verlag New York Inc., US)
出版年月2012
ページ数234 pp.
言語ENG
ニュース番号<A04-87125>

解説

Rapid advances in neural sciences and VLSI design technologies have provided an excellent means to boost the computational capability and efficiency of data and signal processing tasks by several orders of magnitude. With massively parallel processing capabilities, artificial neural networks can be used to solve many engineering and scientific problems. Due to the optimized data communication structure for artificial intelligence applications, a neurocomputer is considered as the most promising sixth-generation computing machine. Typical applica- tions of artificial neural networks include associative memory, pattern classification, early vision processing, speech recognition, image data compression, and intelligent robot control. VLSI neural circuits play an important role in exploring and exploiting the rich properties of artificial neural networks by using pro- grammable synapses and gain-adjustable neurons. Basic building blocks of the analog VLSI neural networks consist of operational amplifiers as electronic neurons and synthesized resistors as electronic synapses. The synapse weight information can be stored in the dynamically refreshed capacitors for medium-term storage or in the floating-gate of an EEPROM cell for long-term storage. The feedback path in the amplifier can continuously change the output neuron operation from the unity-gain configuration to a high-gain configuration. The adjustability of the vol- tage gain in the output neurons allows the implementation of hardware annealing in analog VLSI neural chips to find optimal solutions very efficiently. Both supervised learning and unsupervised learning can be implemented by using the programmable neural chips.