株式会社極東書店トップ > 商品一覧 > VHDL for Simulation, Synthesis and Formal Proofs of Hardware. Softcover reprint of the original 1st ed. 1992
商品詳細
VHDL for Simulation, Synthesis and Formal Proofs of Hardware. Softcover reprint of the original 1st ed. 1992
・ISBN 978-1-4613-6582-2 paper EUR 199.99
¥53,456.- (税込) ※(※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
お気に入り
★★★
| 著者・編者 | Mermet, Jean (ed.), |
|---|---|
| シリーズ | (The Springer International Series in Engineering and Computer Science) |
| 出版社 | (Springer-Verlag New York Inc., US) |
| 出版年月 | 2012 |
| ページ数 | 307 pp. |
| 言語 | ENG |
| ニュース番号 | <A04-86255> |
解説
The success of VHDL since it has been balloted in 1987 as an IEEE standard may look incomprehensible to the large population of hardware designers, who had never heared of Hardware Description Languages before (for at least 90% of them), as well as to the few hundreds of specialists who had been working on these languages for a long time (25 years for some of them). Until 1988, only a very small subset of designers, in a few large companies, were used to describe their designs using a proprietary HDL, or sometimes a HDL inherited from a University when some software environment happened to be developped around it, allowing usability by third parties. A number of benefits were definitely recognized to this practice, such as functional verification of a specification through simulation, first performance evaluation of a tentative design, and sometimes automatic microprogram generation or even automatic high level synthesis. As there was apparently no market for HDL's, the ECAD vendors did not care about them, start-up companies were seldom able to survive in this area, and large users of proprietary tools were spending more and more people and money just to maintain their internal system.