株式会社極東書店トップ > 商品一覧 > Specification and Design Methodology for Real-Time Embedded Systems. Softcover reprint of the original 1st ed. 2002
商品詳細
Specification and Design Methodology for Real-Time Embedded Systems. Softcover reprint of the original 1st ed. 2002
・ISBN 978-1-4613-5263-1 paper EUR 99.99
¥26,726.- (税込) ※(※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
お気に入り
★★★
| 著者・編者 | Janka, Randall S., |
|---|---|
| 出版社 | (Springer-Verlag New York Inc., US) |
| 出版年月 | 2012 |
| ページ数 | 221 pp. |
| 言語 | ENG |
| ニュース番号 | <A04-78272> |
解説
Specification and design methodology has seen significant growth as a research area over the last decade, tracking but lagging behind VLSI design technology in general and the CAD industry in particular. The commercial rush to market tries to leverage existing technology which fuels CAD design tool development. Paralleling this is very active basic and applied research to investigate and move forward rational and effective methodologies for accomplishing digital design, especially in the field of hardware/software codesign. It is this close relationship between industry and academia that makes close cooperation between researchers and practitioners so important-and monographs like this that combine both abstract concept and pragmatic implementation deftly bridge this often gaping chasm. It was at the IEEE/ACM Eighth International Symposium on Hardware/Software Codesign where I met the author of this monograph, Dr. Randall Janka, who was presenting some of his recent dissertation research results on specification and design methodology, or as he has so succinctly defined this sometimes ambiguous concept, "the tools and rules." Where so many codesign researchers are trying to prove out different aspects of codesign and using toy applications to do so, Dr. Janka had developed a complete specification and design methodology and prototyped the infrastructure-and proven its viability, utility, and effectiveness using a demanding real-world application of a real-time synthetic aperture radar imaging processor that was implemented with embedded parallel processors.