株式会社極東書店トップ > 商品一覧 > Research Infrastructures for Hardware Accelerators.
商品詳細
Research Infrastructures for Hardware Accelerators.
・ISBN 978-3-031-00622-7 paper EUR 27.99
¥7,481.- (税込) ※(※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
お気に入り
★★★
| 著者・編者 | Shao, Yakun Sophia / Brooks, David, |
|---|---|
| シリーズ | (Synthesis Lectures on Computer Architecture) |
| 出版社 | (Springer International Publishing AG, SZ) |
| 出版年月 | 2015 |
| ページ数 | 85 pp. |
| 言語 | ENG |
| ニュース番号 | <A04-63203> |
解説
Hardware acceleration in the form of customized datapath and control circuitry tuned to specific applications has gained popularity for its promise to utilize transistors more efficiently. Historically, the computer architecture community has focused on general-purpose processors, and extensive research infrastructure has been developed to support research efforts in this domain. Envisioning future computing systems with a diverse set of general-purpose cores and accelerators, computer architects must add accelerator-related research infrastructures to their toolboxes to explore future heterogeneous systems. This book serves as a primer for the field, as an overview of the vast literature on accelerator architectures and their design flows, and as a resource guidebook for researchers working in related areas.