株式会社極東書店トップ > 商品一覧 > FPGA-based Digital Convolution for Wireless Applications. Softcover reprint of the original 1st ed. 2017
商品詳細
FPGA-based Digital Convolution for Wireless Applications. Softcover reprint of the original 1st ed. 2017
・ISBN 978-3-319-84793-1 paper EUR 129.99
¥34,745.- (税込) ※(※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
| 著者・編者 | Guan, Lei, |
|---|---|
| シリーズ | (Springer Series in Wireless Technology) |
| 出版社 | (Springer International Publishing AG, SZ) |
| 出版年月 | 2018 |
| ページ数 | 151 pp. |
| 言語 | ENG |
| ニュース番号 | <A02-84077> |
解説
This book presents essential perspectives on digital convolutions in wireless communications systems and illustrates their corresponding efficient real-time field-programmable gate array (FPGA) implementations.
FPGAs or generic all programmable devices will soon become widespread, serving as the "brains" of all types of real-time smart signal processing systems, like smart networks, smart homes and smart cities. The book examines digital convolution by bringing together the following main elements: the fundamental theory behind the mathematical formulae together with corresponding physical phenomena; virtualized algorithm simulation together with benchmark real-time FPGA implementations; and detailed, state-of-the-art case studies on wireless applications, including popular linear convolution in digital front ends (DFEs); nonlinear convolution in digital pre-distortion (DPD) enabled high-efficiency wireless RF transceivers; and fast linear convolution in massive multiple-input multiple-output (MIMO) systems.
After reading this book, students and professionals will be able to:
? Understand digital convolution with inside-out information: discover what convolution is, why it is important and how it works.
? Enhance their FPGA design skills, i.e., enhance their FPGA-related prototyping capability with model-based hands-on examples.
? Rapidly expand their digital signal processing (DSP) blocks: to examine how to rapidly and efficiently create (DSP) functional blocks on a programmable FPGA chip as a reusable intellectual property (IP) core.
? Upgrade their expertise as both "thinkers" and "doers": minimize/close the gap between mathematical equations and FPGA implementations for existing and emerging wireless applications.