株式会社極東書店トップ > 商品一覧 > Die-stacking Architecture.
商品詳細
Die-stacking Architecture.
・ISBN 978-3-031-00619-7 paper EUR 39.99
¥10,688.- (税込) ※(※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
お気に入り
★★★
| 著者・編者 | Xie, Yuan / Zhao, Jishen, |
|---|---|
| シリーズ | (Synthesis Lectures on Computer Architecture) |
| 出版社 | (Springer International Publishing AG, SZ) |
| 出版年月 | 2015 |
| ページ数 | 113 pp. |
| 言語 | ENG |
| ニュース番号 | <A02-79898> |
解説
The emerging three-dimensional (3D) chip architectures, with their intrinsic capability of reducing the wire length, promise attractive solutions to reduce the delay of interconnects in future microprocessors. 3D memory stacking enables much higher memory bandwidth for future chip-multiprocessor design, mitigating the "memory wall" problem. In addition, heterogenous integration enabled by 3D technology can also result in innovative designs for future microprocessors. This book first provides a brief introduction to this emerging technology, and then presents a variety of approaches to designing future 3D microprocessor systems, by leveraging the benefits of low latency, high bandwidth, and heterogeneous integration capability which are offered by 3D technology.