株式会社極東書店トップ > 商品一覧 > Designing Digital Computer Systems with Verilog.
商品詳細
Designing Digital Computer Systems with Verilog.
・ISBN 978-0-521-04572-8 paper GB£ 57.00
¥18,057.- (税込) ※(※)価格はご注文時の参考価格となります。
納品価格につきましては書籍の入荷時点で確定となります。
版元の原価改定、外国為替の変動等により異なる場合がございますので、予めご了承下さい。
お気に入り
★★★
| 著者・編者 | Lilja, David J. / Sapatnekar, Sachin S., |
|---|---|
| 出版社 | (Cambridge University Press, UK) |
| 出版年月 | 2007 |
| ページ数 | 176 pp. |
| 言語 | ENG |
| ニュース番号 | <A00-1805> |
解説
This book serves both as an introduction to computer architecture and as a guide to using a hardware description language (HDL) to design, model and simulate real digital systems. The book starts with an introduction to Verilog - the HDL chosen for the book since it is widely used in industry and straightforward to learn. Next, the instruction set architecture (ISA) for the simple VeSPA (Very Small Processor Architecture) processor is defined - this is a real working device that has been built and tested at the University of Minnesota by the authors. The VeSPA ISA is used throughout the remainder of the book to demonstrate how behavioural and structural models can be developed and intermingled in Verilog. Although Verilog is used throughout, the lessons learned will be equally applicable to other HDLs. Written for senior and graduate students, this book is also an ideal introduction to Verilog for practising engineers.